motiejus/zig
1
Fork 0
Code Releases Activity

test: Disable vector division operators on RISC-V with vector support

Browse Source 
https://github.com/ziglang/zig/issues/24301
This commit is contained in:
Alex Rønne Petersen
2025-06-30 07:04:35 +02:00
parent 1fcabe0bfc
commit 1f2e3b39ae
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
test/behavior/vector.zig
View File

@@ -560,6 +560,7 @@ test "vector division operators" {
if (builtin.zig_backend == .stage2_sparc64) return error.SkipZigTest; // TODO
if (builtin.zig_backend == .stage2_riscv64) return error.SkipZigTest;
if (builtin.zig_backend == .stage2_spirv) return error.SkipZigTest;
if (comptime builtin.cpu.has(.riscv, .v) and builtin.zig_backend == .stage2_llvm) return error.SkipZigTest; // https://github.com/ziglang/zig/issues/24301
const S = struct {
fn doTheTestDiv(comptime T: type, x: @Vector(4, T), y: @Vector(4, T)) !void {