motiejus/zig
1
Fork 0
Code Releases Activity

test: mark riscv soft float targets as extra targets

Browse Source 
Soft float is a very rare use case for riscv*-linux. No point wasting CI
resources on these targets, especially since our arm and mips soft float
coverage is already likely to catch most soft float bugs.
This commit is contained in:
Alex Rønne Petersen
2025-07-16 16:54:12 +02:00
parent 89ab6b161d
commit 6002514b72
1 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
test/tests.zig
View File

@@ -847,6 +847,7 @@ const test_targets = blk: {
.arch_os_abi = "riscv32-linux-none",
.cpu_features = "baseline-d-f",
}) catch unreachable,
.extra_target = true,
},
.{
.target = .{
@@ -872,6 +873,7 @@ const test_targets = blk: {
.cpu_features = "baseline-d-f",
}) catch unreachable,
.link_libc = true,
.extra_target = true,
},
.{
.target = .{
@@ -904,6 +906,7 @@ const test_targets = blk: {
.arch_os_abi = "riscv64-linux-none",
.cpu_features = "baseline-d-f",
}) catch unreachable,
.extra_target = true,
},
.{
.target = .{
@@ -929,6 +932,7 @@ const test_targets = blk: {
.cpu_features = "baseline-d-f",
}) catch unreachable,
.link_libc = true,
.extra_target = true,
},
.{
.target = .{