motiejus/zig
1
Fork 0
Code Releases Activity

aarch64: less feature-full baseline CPU

Browse Source
This commit is contained in:
Andrew Kelley
2020-01-22 18:40:34 -05:00
parent 0c477f3c79
commit 9845264a0b
3 changed files with 8 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/codegen.cpp
View File

@@ -8795,6 +8795,7 @@ static void init(CodeGen *g) {
target_specific_features = stage2_cpu_features_get_llvm_features(g->zig_target->cpu_features);
}
if (g->verbose_llvm_cpu_features) {
fprintf(stderr, "name=%s triple=%s\n", buf_ptr(g->root_out_name), buf_ptr(&g->llvm_triple_str));
fprintf(stderr, "name=%s target_specific_cpu_args=%s\n", buf_ptr(g->root_out_name), target_specific_cpu_args);
fprintf(stderr, "name=%s target_specific_features=%s\n", buf_ptr(g->root_out_name), target_specific_features);
}