motiejus/zig
1
Fork 0
Code Releases Activity

glibc: add riscv32 and loongarch64

Browse Source
This commit is contained in:
Andrew Kelley
2024-06-05 17:26:04 -07:00
parent 16d65358e9
commit c09f5f3795
2 changed files with 12 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
tools/process_headers.zig
View File

@@ -159,6 +159,11 @@ const glibc_targets = [_]LibCTarget{
.arch = MultiArch{ .specific = Arch.powerpc },
.abi = MultiAbi{ .specific = Abi.gnueabi },
},
LibCTarget{
.name = "riscv32-linux-gnu-rv32imac-ilp32",
.arch = MultiArch{ .specific = Arch.riscv32 },
.abi = MultiAbi{ .specific = Abi.gnuilp32 },
},
LibCTarget{
.name = "riscv64-linux-gnu-rv64imac-lp64",
.arch = MultiArch{ .specific = Arch.riscv64 },
@@ -195,6 +200,11 @@ const glibc_targets = [_]LibCTarget{
.arch = MultiArch{ .specific = Arch.m68k },
.abi = MultiAbi{ .specific = Abi.gnu },
},
LibCTarget{
.name = "loongarch64-linux-gnu-lp64d",
.arch = MultiArch{ .specific = .loongarch64 },
.abi = MultiAbi{ .specific = Abi.gnu },
},
};
const musl_targets = [_]LibCTarget{