motiejus/zig
1
Fork 0
Code Releases Activity

improvements to riscv support

Browse Source
This commit is contained in:
Andrew Kelley
2019-07-18 11:45:37 -04:00
parent 04ce5376a8
commit d4ca337e6b
4 changed files with 41 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
src/target.cpp
View File

@@ -1739,8 +1739,25 @@ const char *target_arch_musl_name(ZigLLVM_ArchType arch) {
}
bool target_supports_libunwind(const ZigTarget *target) {
if (target->arch == ZigLLVM_arm || target->arch == ZigLLVM_armeb) {
switch (target->arch) {
case ZigLLVM_arm:
case ZigLLVM_armeb:
case ZigLLVM_riscv32:
case ZigLLVM_riscv64:
return false;
default:
return true;
}
return true;
}
bool target_libc_needs_crti_crtn(const ZigTarget *target) {
if (target->arch == ZigLLVM_riscv32 || target->arch == ZigLLVM_riscv64) {
return false;
}
return true;
}
bool target_is_riscv(const ZigTarget *target) {
return target->arch == ZigLLVM_riscv32 || target->arch == ZigLLVM_riscv64;
}