motiejus/zig
1
Fork 0
Code Releases Activity

x86_64: rewrite most of the remaining float ops

Browse Source
This commit is contained in:
Jacob Young
2025-02-04 06:33:36 -05:00
parent 39119088f9
commit fa9b0fa6d3
8 changed files with 16770 additions and 3225 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
test/behavior/vector.zig
View File

@@ -102,7 +102,7 @@ test "vector float operators" {
if (builtin.zig_backend == .stage2_sparc64) return error.SkipZigTest; // TODO
if (builtin.zig_backend == .stage2_spirv64) return error.SkipZigTest;
if (builtin.zig_backend == .stage2_c and builtin.cpu.arch.isArm()) return error.SkipZigTest;
if (builtin.zig_backend == .stage2_x86_64) return error.SkipZigTest; // TODO
if (builtin.zig_backend == .stage2_x86_64 and builtin.target.ofmt != .elf and builtin.target.ofmt != .macho) return error.SkipZigTest;
if (builtin.zig_backend == .stage2_llvm and builtin.cpu.arch == .aarch64) {
// Triggers an assertion with LLVM 18: