Logo
Explore Help
Sign In
motiejus/zig
1
Fork 0
You've already forked zig
Code Releases Activity
Files
2139697ce548db8a80cf2999a8196836f2e39aef
zig/lib/std/target
History
Andrew Kelley 316b4bde6a update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
..
aarch64.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
amdgpu.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
arm.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
avr.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
bpf.zig
use typeInfo instead of hardcoded tables in std.Target
2020-07-11 20:11:20 +03:00
hexagon.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
mips.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
msp430.zig
use typeInfo instead of hardcoded tables in std.Target
2020-07-11 20:11:20 +03:00
nvptx.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
powerpc.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
riscv.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
sparc.zig
use typeInfo instead of hardcoded tables in std.Target
2020-07-11 20:11:20 +03:00
systemz.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
wasm.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
x86.zig
update target CPU features from llvm 10 to 11rc1
2020-08-04 21:46:49 -07:00
Powered by Gitea Page: 29ms Template: 1ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses