motiejus/zig
1
Fork 0
Code Releases Activity

riscv: add cmp_eq MIR instruction

Browse Source 
this opens up the door for addition!
This commit is contained in:
David Rubin
2024-03-14 18:29:24 -07:00
parent 3ccf0fd4c2
commit 664e3e16fa
2 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/arch/riscv64/CodeGen.zig
View File

@@ -942,6 +942,8 @@ fn binOpRegister(
},
});
// generate the struct for OF checks
return MCValue{ .register = dest_reg };
}

6
src/arch/riscv64/Emit.zig
View File

@@ -177,6 +177,10 @@ fn mirRType(emit: *Emit, inst: Mir.Inst.Index) !void {
.add => try emit.writeInstruction(Instruction.add(r_type.rd, r_type.rs1, r_type.rs2)),
.sub => try emit.writeInstruction(Instruction.sub(r_type.rd, r_type.rs1, r_type.rs2)),
.cmp_gt => try emit.writeInstruction(Instruction.slt(r_type.rd, r_type.rs1, r_type.rs2)),
.cmp_eq => {
try emit.writeInstruction(Instruction.xor(r_type.rd, r_type.rs1, r_type.rs2));
try emit.writeInstruction(Instruction.sltiu(r_type.rd, r_type.rd, 1));
},
else => unreachable,
}
}
@@ -459,6 +463,8 @@ fn instructionSize(emit: *Emit, inst: Mir.Inst.Index) usize {
.abs => 12, // 3 * 4
.cmp_eq => 8,
else => 4,
};
}