motiejus/zig
1
Fork 0
Code Releases Activity

stage2: fix {add,sub,mul}_with_overflow vectorization in LLVM backend

Browse Source
This commit is contained in:
William Sengir
2022-03-26 15:40:31 -07:00
committed by Andrew Kelley
parent 5b03d55c5e
commit c641fb8f05
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/codegen/llvm.zig
View File

@@ -5604,8 +5604,9 @@ pub const FuncGen = struct {
const rhs = try self.resolveInst(extra.rhs);
const lhs_ty = self.air.typeOf(extra.lhs);
const scalar_ty = lhs_ty.scalarType();
const intrinsic_name = if (lhs_ty.isSignedInt()) signed_intrinsic else unsigned_intrinsic;
const intrinsic_name = if (scalar_ty.isSignedInt()) signed_intrinsic else unsigned_intrinsic;
const llvm_lhs_ty = try self.dg.llvmType(lhs_ty);