This website requires JavaScript.
Explore
Help
Sign In
motiejus
/
zig
Watch
1
Fork
0
You've already forked zig
Code
Releases
Activity
Files
f014de6456f0cd56d692c2a93c441d83b01796a2
zig
/
src
/
arch
History
joachimschmidt557
f014de6456
stage2 ARM: fix debug info for arguments passed in registers
2022-09-20 17:14:31 +02:00
..
aarch64
fix code formatting
2022-09-18 10:00:04 +02:00
arm
stage2 ARM: fix debug info for arguments passed in registers
2022-09-20 17:14:31 +02:00
riscv64
stage2: remove pointless discards from source code
2022-09-13 02:04:20 -07:00
sparc64
stage2: sparc64: Implement airSlicePtr
2022-09-14 16:58:13 -07:00
wasm
wasm: fix memory leak
2022-09-07 18:53:16 +02:00
x86
stage2 regalloc: replace Register.allocIndex with generic indexOfReg
2022-03-11 13:29:16 +01:00
x86_64
macho: move to incremental writes and global relocs for incremental
2022-09-18 10:00:04 +02:00